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Abstract—This paper analyses and compares candidate zero
dv/dt half-wave Class-E rectifier topologies for integration into
multi-MHz inductive power transfer (IPT) systems. Further-
more, a hybrid Class-E topology comprising advantageous prop-
erties from all existing Class-E half-wave zero dv/dt rectifiers
is analysed for the first time. From the analysis, it is shown
that the hybrid Class-E rectifier provides an extra degree of
design freedom which enables optimal IPT operation over a wider
range of operating conditions. Furthermore, it is shown that by
designing both the hybrid and the current driven rectifiers to
operate below resonance provides a low deviation input reactance
and inherent output voltage regulation with duty cycle allowing
efficient IPT operation over wider dc load range than would
otherwise be achieved. A set of case studies demonstrated the
following performances: 1) For a constant dc load resistance, a
receiving end efficiency of 95% was achieved when utilising the
hybrid rectifier, with a tolerance in required input resistance of
2.4% over the tested output power range (50 to 200W). 2) For
a variable dc load in the range of 100% to 10%, the hybrid and
current driven rectifiers presented an input reactance deviation
less than 2% of the impedance of the magnetising inductance
of the inductive link respectively and receiving end efficiencies
greater than 90%. 3) For a constant current in the receiving coil,
both the hybrid and the current driven rectifier achieve inherent
output voltage regulation in the order of 3% and 8% of the
nominal value respectively, for a variable dc load range from
100% to 10%.
I. INTRODUCTION
WEAKLY coupled inductive links, Fig. 1, tend to operatein the low MHz region in order to increase their
link efficiency (ηlink), [1]–[3]. The optimal link efficiency
(ηlink,opt) of a particular inductive link geometry occurs
when the receiving coil (Lrx) is tuned at the frequency of
the generated magnetic field and the ratio of the ac load
resistance (Rac) to the reactance of the tuning capacitor (Crx)
satisfies a specific value (αopt) [1]. The αopt value depends
upon the coupling factor (k) between the transmitting coil
(Ltx) and Lrx, the unloaded quality factors of the two coils
and the tuning method of Lrx, parallel (Fig. 1a) or series
(Fig. 1b) [1]. When a rectifier is added to an inductive link,
its input resistance will be the ac load and must therefore be
evaluated according to maximum link efficiency requirements.
Furthermore, the rectifier topology should be efficient at the
frequency of operation, be compatible with the output type
of the tuned receiving coil, voltage output for parallel tuned
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rectifiers.
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Fig. 1: Inductive link circuit configurations.
receiving coil (Fig. 1a) or current output for series tuned coil
(Fig. 1b), and its input reactance should be absorbed by Crx
such that the tuning of Lrx will be unaffected.
Class-E rectifiers, [4], [5], are very popular in multi-MHz
resonant converters [6]–[13] due to their efficient soft switch-
ing capability and low electromagnetic footprint. Due to their
success in resonant converters, the utilisation of Class-E recti-
fiers is gaining popularity in weakly coupled multi-MHz IPT
systems [14]–[16]. This section provides a general description
of the operation of Class-E rectifiers. It then examines and
presents the various developments of the topologies presented
in literature. Fig. 2 summarises the circuit configurations of
the reviewed Class-E rectifiers. Fig. 3 classifies the reported
Class-E designs according to their operating frequency and
maximum output power and Table I provides further details
about the operation, performance and targeted application of
the topologies of Fig. 3.
Class-E zero dv/dt rectifiers use a capacitor (C), or a
capacitive network of total capacitance C in the case of the
hybrid topology (Fig. 2a), to achieve zero rate of change
of the voltage across the diode when it is reverse biased.
An inductor (L) is used for the circulation of the dc load
current when the diode is forward biased. A filter capacitor
(Cf ) is used to stabilise the output voltage. The operation of
Class-E zero dv/dt rectifiers can be classified in three modes
based on a variable Ar, defined as the ratio of the resonance
frequency of the LC network (ωr) to the operating frequency
(ω). The first mode is at the point where ωr equals to ω, Ar
is equal to unity, and the rectifier is therefore operating at
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(b) Current driven rectifier (CDR).
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(c) Voltage driven rectifier with series capacitor
(series-C VDR).
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(d) Voltage driven rectifier with series inductor
(series-L VDR).
Fig. 2: Hybrid and Conventional Class-E half-wave zero dv/dt rectifiers.
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Fig. 3: Power vs frequency map for reported half-wave Class-E rectifiers.
TABLE I: Further characteristics of reported Class-E rectifiers in literature.
Rectifier Ref. Full Load Diode Technology Application η [%] Comments on Developed Rectifiers
Fig. 2a [this work] 77 V; 2.6 A SiC Schottky IPT1 95∗∗ Most efficient design from the case studies. Rectifier developed to provide optimal loading to the IPT of [2].
Fig. 2a [12] 28 V; 0.89 A Schottky RPC2 82.5∗ Rectifier developed in a SEPIC converter as the dual circuit of Fig. 2d.
Fig. 2b [8] 12 V; 0.83 A Si Schottky RPC 75∗ Designed to present a resistive input impedance by using a finite impedance inductor.
Fig. 2b [9] 12 V; 2 A Si Schottky RPC 75∗ Two circuits with resistive input impedances, as in [8], added in a resistance compression configuration.
Fig. 2b [11] 65 V; 7.69 A SiC Schottky RPC 81.6∗ Resistive input impedance design in a push-pull configuration.
Fig. 2b [10] 33 V; 6 A SiC Schottky RPC 82.5∗ Same design as in [8] but L was replaced with an auto-transformer.
Fig. 2b [13] 5 V; 2 A Silicon Schottky RPC N/A Analysis assuming a finite impedance inductor (L) and development to present a resistive input impedance.
Fig. 2b [17] 5 V; 0.2 A; Si Schottky RPC N/A Analysis of the topology at any duty cycle assuming an infinite impedance inductor (L).
Fig. 2b [19] 28 V; 13.57 A; SiC Schottky RPC 74∗ Same concept as in [10] with increased output power capability.
Fig. 2b [20] 12 V; 1.5 A Si Schottky RPC N/A Topology developed to present low deviation in input phase as the dc load varies between 100 % to 10 %.
Fig. 2b [21] 100 V; 1 A Ultrafast Recovery IPT 90∗ Topology developed for a contactless IPT system based on numerical analysis.
Fig. 2b [22] 24.5 V; 0.82 A Silicon Schottky IPT 84∗ Analysis based on [17] but including component losses. Case study based on a short-range IPT system.
Fig. 2b [25] 60 V; 2.5 A SiC Schottky IPT 90∗∗ Design of the topology with an infinite impedance inductor (L), for presenting optimal loading to the IPT of [2].
Fig. 2c [27] 5 V; 0.1 A Si Schottky RPC 91∗∗ Analysis at any duty cycle of operation with the LC network resonating at the frequency of operation.
Fig. 2c [23] 2.6 V; 0.05 A N/A RPC N/A First implementation of the circuit with an infinite impedance inductor (L).
Fig. 2c [24] 5 V; 0.2 A Fast Recovery RPC N/A Analysis at any duty cycle of operation with an infinite impedance inductor (L).
Fig. 2d [6] 5 V; 10 A N/A RPC 87∗ First developed zero dv/dt Class-E rectifier. Developed from an isolated voltage driven Class-D rectifier.
Fig. 2d [7] 24 V; 2.08 A Si Schottky RPC 81.6∗ Integration of the topology in an isolated converter.
Fig. 2d [15] 140 V; 0.85 A SiC Schottky IPT 90∗∗ Design for operation below resonance to minimise the inductor size required by optimal IPT efficiency.
Fig. 2d [16] 27 V; 0.36 A Si Schottky IPT 94∗∗ State space analysis of the topology and integration in a short-range IPT system.
Fig. 2d [26] 5 V; 0.1 A Si Schottky RPC 88.67∗∗ Topology was analysed at any duty cycle for operation at the resonant frequency of the LC network.
Fig. 2d [18] 33 V; 0.7 A Si Schottky RPC 87∗∗ Topology developed for a VHF boost converter. Maximum reported frequency of operation.
Fig. 2d [28] 11.57 V; 1.16 A MOSFET IRF540 IPT 80∗ Synchronous rectification. Absorption of L in the receiving coil of a short range IPT system.
Fig. 2d [29] 18 V; 0.56 A Si Schottky IPT 92∗∗ Absorption of L in the receiving coil of a contactless IPT system.
1Inductive Power Transfer, 2Resonant Power Converters; ∗System Efficiency, ∗∗Rectifier Efficiency
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resonance. In the other two modes the rectifier is operating
away from resonance and Ar is either smaller than unity, for
operation above resonance, or greater than unity, for operation
below resonance. The functionality of L varies between the
different Class-E topologies. In the hybrid topology of Fig. 2a
(HVDR), the current driven topology of Fig. 2b (CDR) and
the voltage driven topology with series capacitor of Fig. 2c
(series-C VDR), L functions as a filter inductor and has
a large harmonic distortion in the current through it (iL).
When the diode is forward biased, one end of the inductor
is clamped to ground causing a constant rate of discharge of
Cf through L. When the diode is reverse biased, iL has a
sinusoidal component superimposed to the output dc current.
The magnitude of the ac component of iL increases with Ar.
When Ar approaches zero in operation above resonance, the
current through L can be assumed to be dc. In the voltage
driven rectifier with a series inductor of Fig. 2d (series-
L VDR), the presence of L decreases the harmonic content of
the current drawn from the voltage source and hence the ac
component of the current through L can be assumed sinusoidal
in all operating modes. The sinusoidal current component is
superimposed to the output dc current.
The HVDR (Fig. 2a) was introduced in the case study of
[23] where it was compared with the series-C VDR (Fig. 2c).
Furthermore, the HVDR was empirically designed for opera-
tion at resonance and implemented in a SEPIC converter in
[12]. Although not discussed in the aforementioned references,
the HVDR is an improved design of the series-C VDR. Unlike
the other rectifier topologies, the series-C VDR does not
absorb the pn junction capacitance of the diode (Cpn) in its
LC network. The non-constant behavior of Cpn with voltage
makes the operation of the series-C VDR non-robust when C
is in the same order of magnitude as Cpn. In the HVDR, C
is split into Cs and Cp. Since an external capacitor is now
put across the diode, Cpn can be physically absorbed by Cp.
In this work, the HVDR is analysed for the first time in all
Class-E rectifier operating modes, at all duty cycles, for any
ratio of Cp to Cs.
In resonant power converter applications, the most widely
used Class-E rectifier is the CDR (Fig. 2b). The topology was
introduced in [17], where it was analysed at all duty cycles
with an inductor (L) assumed to be of infinite impedance (Ar
is zero). In [8]–[11], [13] and [20] more properties of the
topology were exploited by utilising an inductor (L) of finite
impedance. For a specific duty cycle and Ar, the topology can
exhibit a resistive input impedance at the frequency operation,
[8]–[11] and [13], as otherwise appears resistive and either
capacitive [17] or inductive [20]. Over a dc load range between
100 % to 10 %, and hence a varying duty cycle, the CDR can
have a low input phase deviation by selecting the appropriate
Ar, [20]. The series-L VDR (Fig. 2d) was introduced in [6],
where it was developed from an isolated voltage driven Class-
D half-wave rectifier. The analysis of this topology at all duty
cycles was reported in [26] for operation at resonance and
in [30] for an ω varying around resonance. In [23] the first
implementation of the series-C VDR (Fig. 2c) is reported. Its
analysis at all duty cycles is reported in [24] with an L of
infinite impedance and in [27] for operation at resonance.
Both the CDR (Fig. 2b) and the series-L VDR (Fig. 2d)
were developed for IPT applications [15], [16], [21], [22],
[25], [28] and [29]. Our work in [15] reports the first Class-E
rectifier integrated in a mid-range multi-MHz IPT system. The
circuit used was the series-L VDR. In [15] the implementation
challenges of L, due to the large required inductance value at
high frequency, were highlighted when the circuit is designed
to emulate optimal link efficiency conditions for the inductive
link in [2]. L is easier to fabricate when designing the topology
at an Ar smaller than unity since, the required inductance
decreases. Another improvement was introduced in the short
range IPT system of [28] for sub-MHz operation, and in the
contactless IPT of [29] for multi-MHz operation, by including
L in the tuned receiving coil. While this method solves the
implementation problem, the receiving coil is never exactly
at resonance. Therefore, the link efficiency drops significantly
when the coils operate at mid-range distances due to increased
losses in the transmitting coil caused by the reduced reflected
resistance as a result of the uncompensated reactance of the
receiving coil.
The implementation of L in the other rectifiers of Fig. 2
does not impose such a great challenge as in the series-L
VDR (Fig. 2d). Our work in [25] presented the design and
implementation of the CDR (Fig. 2b) for the inductive link in
[2] as an improvement on [15]. However, since the CDR is a
current driven topology it will experience higher conduction
losses than the voltage driven rectifiers when designed to
present optimal loading for the same set of coils [1]. The CDR
achieved the same efficiency as the series-L VDR but is more
robust to the diode parasitic capacitance [15], [25]. Our study
in [31] showed potential for improvement in the performance
of the receiving end when the HVDR (Fig. 2a) is utilised
instead of the conventional Class-E rectifiers of Fig. 2.
As can be seen, much work has been reported in the Class-E
rectifiers in a range of applications which has highlighted some
advantages, and disadvantages, of the topologies. However,
there exists no formal analysis for structured comparison of
these topologies over a range of operating scenarios. This
paper provides a design framework for Class-E half-wave zero
dv/dt rectifier topologies which allows the designer to select
the optimal topology based on power levels, frequency of
operation and inductive link properties. It will also be shown
that rectifiers can be designed to present a low input reactance
deviation and inherent output voltage regulation over a range
of output load values. While the discussions focus on IPT
applications, the rectifier analysis results are applicable for
other applications. Section II, discusses the design of Class-E
rectifiers that provides optimal link efficiency conditions and
Section III, presents the behavior of rectifier design variables
under several operating conditions. Section IV then discusses
the case studies that took place after the analysis results of
Section III and finally, Section V presents the conclusions.
II. DESIGN FOR INTEGRATION IN IPT SYSTEMS
For a successful Class-E rectifier integration in an IPT
system, the input resistance of the topology must be set to
an optimal value based on the configuration of the inductive
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link. It is mathematically convenient to represent the input
impedance of the voltage driven Class-E rectifiers as the
parallel connection of a reactive component, Xin,p, and the
input resistance, Rin,p. On the other hand, in the current driven
topology it is more convenient to present the input impedance
by a series combination between Xin,s and Rin,s [32].
When Class-E rectifiers are designed to provide optimal link
efficiency conditions, designers can select the duty cycle, dr,
at full load and variable Ar:
Ar =
ωr
ω
. (1)
In the case of the HVDR (Fig. 2a) another degree of freedom
is introduced in the selection of variable B defined as:
B =
Cp
Cs
, (2)
where the sum of the two capacitances is:
C = Cs + Cp. (3)
The passive components in the circuit are then evaluated such
that the specified conditions are met. The duty cycle depends
on the loaded quality factor (Qr) of the rectifier, defined as:
Qr =
Rdc
X
, (4)
where Rdc is the rectifier’s dc load and X is the reactance of
the series component in the voltage driven topologies (L or
C) or in the current driven topology, X is the reactance of
capacitor C. The relationship between the dc resistance with
the input resistance in the voltage driven rectifiers (assuming
100 % efficiency) is given by:
Rdc = 2MV
2Rin,p = 2MV
2Rac,par, (5)
where MV is the ratio of output voltage to the peak of the
ac input voltage (ac to dc voltage gain). In the current driven
topology Rdc is given by:
Rdc =
Rin,s
2MI
2 =
Rac,ser
2MI
2 , (6)
where MI is the ratio of output current to the peak of the ac
input current (ac to dc current gain). In order to directly relate
the input ac resistance to the required X value, (5) and (6) are
substituted into (4) and the variables are rearranged such that
an expression is formed relating the ratio of the ac resistance
to the required X value. This ratio will be called input loaded
quality factor, Qin, and is given by the following expressions:
Qin =
Qr
2MV
2 =
Rin,p
X
, (7)
for the voltage driven topologies and
Qin = 2MI
2Qr =
Rin,s
X
, (8)
for the current driven topology. Using the definition of variable
Ar, the relationship between the reactances forming the LC
network is given by:
Ar
2 =
XC
XL
. (9)
In the case of the HVDR, Cs and Cp are evaluated from (2),
(3) and (9). Finally, the ratio of input reactance to X is given
by:
Nin =
Xin
X
. (10)
The Class-E topologies of Fig. 2, were analysed for op-
eration at any duty cycle, dr, and an Ar range between
0 to 2, while the analysis of the hybrid Class-E rectifier,
Fig. 2a, was also performed as a function of variable B. In the
mathematical analysis of each rectifier, the diode and passive
components were assumed ideal and lossless. The derivation
of the design variables follows the same method as presented
in [24], [32]–[34] which is summarised in Appendix A along
with the equations of the design variables of the rectifiers of
Fig. 2.
The choice of 50 % duty cycle at full load is considered
to be optimum by the authors because it provides maximum
power output capability (cPdc ) in Class-E rectifiers and hence
fully utilises the device [32]. From this starting point (100 %
dc load), the duty cycle can only decrease as Rdc increases.
Hence the analysis of this paper has not been applied to duty
cycles greater than 50 %.
III. DISCUSSION OF RECTIFIER FEATURES
The design variables in (4) - (8) and (10), for the conven-
tional Class-E topologies are presented in Fig. 4 as functions of
Ar for duty cycle values from 50 % to 10 %, in steps of 10 %.
In Fig. 5 the design variables are illustrated as functions of
Ar for several values of B at 50 % duty cycle for the HVDR.
The loaded quality factor (Qr) is independent of variable B
and is therefore the same for the HVDR (Fig. 2a) and the
series-C VDR (Fig. 2c). Also, Qr in the CDR (Fig. 2b) is the
same as in HVDR and the series-C VDR since CDR forms the
Norton equivalent circuit of the series-C VDR. Fig. 6 presents
the diode stresses in half-wave Class-E rectifiers, and so along
with Figs. 4 & 5, maps out the entire state space of rectifier
designs and can be utilised to discuss in detail the performance
and trade-offs of different rectifier designs operating across a
range of conditions.
Positive and negative features of the candidate rectifier
topologies when operating at duty cycles from 50 % and below
will now be discussed using Figs. 4, 5 & 6. These discussions
are based on the configuration of the inductive link of [2], the
parameters of which are summarised in Table II (the optimal
condition parameters were calculated using [1]).
A. Current Driven Class-E Rectifier (CDR)
As shown in Table I, the CDR (Fig. 2b) is the most
commonly implemented topology of the conventional half-
wave Class-E rectifiers presented in the literature. It has
previously been designed for values of Ar in the range of 0 to
1.42, [8]–[11], [13], [17]. However, a crucial property of the
topology has been missed because as can be seen for Nin in
Fig. 4a, an Ar between 1.75 to 2 has the additional advantage
of compressing the input reactance of the topology, Xin,s, as
the duty cycle decreases below 50 % (as a result of increasing
Rdc). The maximum deviation in Xin,s is 13 % from its initial
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Fig. 4: Design variables of Class-E half-wave zero dv/dt rectifiers.
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Fig. 6: Diode stresses for all examined Class-E half-wave topologies.
TABLE II: Characteristics of the inductive link in [2].
Parameter Value
f [MHz] 6.78
k∗ [%] 3.5
Ltx [µH] 4
Lrx [µH] 5.67
Xtx [jΩ] 170.4
Xrx [jΩ] 241.54
Qtx 1300
Qrx 1000
Optimal conditions Value
αopt,ser
(
Rac,ser
Xrx
)
0.044
αopt,par
(
Rac,par
Xrx
)
22.77
ηlink,opt [%] 95
Rac,ser [Ω] 10.6
Rac,par [Ω] 5500
Rref [Ω] 6
∗At a center to center coil separation equal to one diameter of the transmitting coil.
value at an Ar equal to 1.75 when the duty cycle changes from
50 % to 43 %. When the duty cycle decreases below 43 % the
deviation of input reactance reduces and approaches the input
reactance value for 50 % duty cycle. As Ar increases above
1.75 the maximum deviation in Xin,s decreases. The effect
of the Xin,s deviation on the receiving resonant tank depends
on the absolute value of the input reactance, which depends
on XC and thus from (8), on Qin and the required emulated
input resistance (Rac,ser for the CDR). By evaluating Xin,s
using αopt,ser from Table II and Qin and Nin from Fig. 4a, it
can be seen that a deviation in Xin,s by 13 % will result in a
residual reactance at the receiving end smaller than 1 % of the
reactance of Lrx. Therefore, when the CDR is designed for
values of Ar in the range of 1.75 to 2, its effect on the tuning
of the receiving coil will be negligible when Rdc increases.
In the same Ar range (1.75 to 2) unlike Xin,s the input
resistance (Rin,s) of the topology will change significantly
with duty cycle. From the definition of Qin and by considering
the behavior of duty cycle with Rdc, the input resistance
of the topology decreases as Rdc increases. In fact in the
aforementioned Ar range, the input resistance of the circuit
will be halved when Rdc is doubled. This behavior of Rin,s
provides an inherent output voltage regulation assuming a
constant input current. The inherent output voltage regula-
tion can be observed by multiplying MI and Qr. From the
definitions of the two variables, their product gives a direct
relationship between the input current and the output voltage:
Vdc/(XC . iin). By evaluating the product of the curves in
Fig. 4a (left) with the curves in Fig. 4d (right), it can be
observed that there is an insignificant deviation from the initial
value of this product as the duty cycle decreases below 50 %.
When Ar is 1.75, for an output dc load variation from 100 %
to 10 % the factor Vdc/(XC . iin) deviates by less than 10 % of
its initial value. In fact the inherent voltage regulation actually
occurs over a range of Ar from 1.6 to 2.
In resonant operation (Ar is one), a monotonic behavior of
the input resistance of the topology can be observed in Qin
of Fig. 4a. Rin,s increases with Rdc. Inherent output voltage
regulation can exist in resonant operation by keeping the
induced emf in the receiving coil constant. However, the error
in output voltage regulation is more difficult to find in this case
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without considering the value of the external capacitor added
for the tuning of the receiving coil. Also in this operating
mode, the system is not as well regulated as in operation at
an Ar between 1.6 and 2.
Finally, when the topology is designed at an Ar that tends
to zero the resultant inductance value (L) is large. This can be
deduced from Qin of Fig. 4a and (9). A high inductance results
in an inductor current (iL) with a small ac component. This
small ac component eases the implementation of the output
filter capacitor (Cf ).
B. Voltage Driven Class-E Rectifier with Series Inductor
(series-L VDR)
The series-L VDR (Fig. 2d) will generally introduce imple-
mentation challenges because the required inductance L will
need to be in the µH range for most practical inductive links.
Using the data from Table II and the definition of Qin in the
series-L VDR (Fig. 4c), it can be shown that the ratio of L
to Lrx will be greater than unity when Ar is greater than 0.5.
Realising these values of inductance requires a magnetic core
which will be prohibitively lossy at MHz frequencies [15] and
therefore we will not consider this topology any further here.
C. Voltage Driven Class-E Rectifier with Series Capacitor
(series-C VDR)
This topology (Fig. 2c) can be thought as the voltage driven
equivalent of the CDR (Fig. 2b) and therefore, it exhibits the
same input impedance behavior with Ar. As Ar tents to zero
a large L results from the design variables which eases the
implementation of Cf . In resonant operation, a monotonic
behavior of the input resistance of the topology (Rin,p) can
be observed in Qin of Fig. 4b (centre). Rin,p decreases as
Rdc increases and hence, as observed in the CDR (Fig. 2b),
the equivalent series resistance seen by LRx increases with
Rdc resulting in inherent output voltage regulation when the
induced emf is constant.
From Nin in Fig. 4b, it can be shown that the property
of low input reactance (Xin,p) deviation with increasing Rdc
occurs over the same Ar range as the CDR (from 1.75 to 2).
In this topology however, the deviation of Xin,p is smaller
than the deviation of Xin,s in the CDR. When Ar is 1.75,
the input reactance of series-C VDR deviates less than 5 %
from its initial value as the duty cycle decreases below 50 %
due to the increase of Rdc. Furthermore, the inherent output
voltage regulation at the aforementioned Ar range can be
observed in MV of Fig. 4b. In the Ar range from 1.75 to 2,
MV changes insignificantly (less than 10 %) from its initial
value as Rdc increases up to ten times its initial value. Hence,
by keeping constant the voltage across the input terminals of
the rectifier the output voltage will be regulated. In an IPT
scenario the input voltage of the rectifier is the voltage across
the tuning capacitor and will be kept constant by keeping
constant the current in the receiving coil (as in the CDR).
Rin,p is an order of magnitude greater than Xin,p to satisfy the
optimal link efficiency conditions [1], therefore the magnitude
of the voltage at the input terminals of the rectifier is primarily
dependent on Xin,p. As Xin,p remains within 5 % of its initial
value at this Ar range, at a constant iLrx the voltage across
the input terminals of the rectifier remains constant.
In contrast to the other rectifier topologies, the operation of
the series-C VDR is highly dependent on the output power
level because the non-constant diode junction capacitance
(Cpn) is not absorbed into a large fixed capacitor. Therefore,
the HVDR (Fig. 2a) can be seen as an improvement to the
series-C VDR because Cpn can be absorbed into Cp. Hence,
the HVDR is more robust to changes in output voltage than
the series-C VDR and introduces an additional degree of
design freedom in the selection of variable B, which allows
the provision of optimal load for a desirable Ar [31].
D. Hybrid Class-E Rectifier (HVDR)
The behavior of MV , Qin and Xin variables over Ar
and dr in both the HVDR (Fig. 2a) and the series-C VDR
(Fig. 2c) is the same and hence, these two topologies share
the advantageous properties discussed in the previous section.
However, an additional important property of the HVDR
(Fig. 2a) can be observed by considering the ac to dc gain
(MV ) in Fig. 5. In this topology MV depends on two variables,
Ar and B. The series-C VDR does not have this property
because it does not split C into two components. By selecting
the appropriate Ar and B combination, the topology can be
used to match the optimal ac load of an inductive link to
any given value of Rdc to be powered by the IPT system.
Furthermore, different HVDR topologies can present the same
ac load while having the same Rdc but with different values
of the other passive components. It should be noted that for
Ar greater than 1.7, the input capacitance of the HVDR can
become greater than Crx. From the Nin in Fig. 5 it can
be seen that by decreasing the value of B the value of the
input capacitance also decreases. This comes at the expense
of increasing the value of MV at the same time. Hence for an
Ar greater than 1.7, the range of Rin,p that can be matched
to an Rdc is smaller than for any other Ar value.
E. Summary of Derived Properties
Two properties appear in all Class-E rectifiers of Fig. 2.
For all the rectifiers of Fig. 2 the maximum possible power
output capability can be achieved by designing the rectifier at
50 % duty cycle at an Ar equal to 1.52 according to Fig. 6.
Moreover from Fig. 4, for different Ar and dr combinations
every topology can appear with a resistive input impedance at
the frequency of operation. A summary of the properties of
the candidate rectifiers is presented in Table III.
Given the disadvantages of the series-C VDR and series-
L VDR, it can be concluded that the HVDR (Fig. 2a) and
CDR (Fig. 2b) topologies are the leading candidate solutions
for the IPT system of [2] and these will now be explored using
several case studies which include practical implementations.
IV. CASE STUDIES
A. Rectifier Designs
The properties discussed in the previous section form the
basis of the case studies. Five different rectifiers were imple-
mented with five different Ar values and have the following
properties:
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TABLE III: Summary of Class-E rectifier properties based on design variable plots.
Property HVDR CDR series-C VDR series-L VDR
Low current ripple in Cf Ar ≤ 0.5 Ar ≤ 0.5 Ar ≤ 0.5 5
Low loss inductor (L) realisation X X X Ar ≤ 0.5
Matching of Rdc for any Ar X 5 5 5
Resistive input impedance Ar ≤ 1 Ar ≥ 1 Ar ≤ 1 Ar ≥ 1
Low deviation in Xin 1.75≤ Ar ≤ 2 1.75≤ Ar ≤ 2 1.75≤ Ar ≤ 2 Ar tends to 0
Inherent output voltage regulation Ar = 1 & 1.6≤ Ar ≤ 2 Ar = 1 & 1.6≤ Ar ≤ 2 Ar = 1 & 1.6≤ Ar ≤ 2 Ar = 1 & 1.6≤ Ar ≤ 2
Power robust operation X X 5 Ar tends to 0
• Design #1: HVDR operating at an Ar smaller than one
providing a low ac current ripple through the output filter
capacitor.
• Design #2: HVDR operating at resonance (Ar = 1) and
exhibiting a monotonic behavior in its input resistance
with varying Rdc.
• Design #3: HVDR operating at the maximum power
output capability (cPdc ) point of Fig. 6 (Ar = 1.52).
• Design #4: HVDR operating at an Ar equal to 1.75, ex-
hibiting a low deviation input reactance and a monotonic
behavior in input resistance with varying Rdc.
• Design #5: CDR with the same input impedance proper-
ties as Design #4 (Ar = 1.8).
The design values of the components in each design are
presented in Table IV along with the actual values used in the
experiments. The design variables of (5) to (8) were evaluated
using the equations in Appendix A.
The four HVDR designs were implemented with a different
combination of Ar and B to investigate which combination
of LC network components will deliver the best efficiency
and the required input resistance for the same Rdc. All the
HVDR designs had the same MV , except Design #4, since as
discussed in Section III-D, B had to be evaluated to yield an
input capacitance smaller than the tuning capacitance of Lrx.
Ar in the CDR (Design #5) was selected to also result in a
circuit with Rdc equal to the value for the other rectifiers.
For each design, the inductor (L) was implemented first.
Based on its measured value the other passive components
were chosen such that the initial selection of Ar and B,
or just Ar for the CDR, was satisfied. In Table IV, the
experimental values of the capacitor in parallel with the diode,
Cp for Designs #1 to #4 and C for Design #5, do not
include the pn-junction capacitance of the diode (Cpn) and
are hence the capacitance of the physical capacitors added to
the circuit which is equal to the design value. All inductors
were implemented with Micrometals iron powder cores for
RF applications. Specifically, in Design #1 a T106-3 core
was used and in Designs #2 to #5 T106-2 cores were used.
All capacitors were from the AVX high Q range. Component
impedance measurements were made with a Keysight Tech-
nologies impedance analyzer. All rectifiers utilised a single
Wolfspeed SiC Schottky diode, the C3D10065A, which has
10 A forward current capability and 650 V blocking voltage
capability.
B. Experimental Test Rig
To allow careful characterisation of rectifiers and to avoid
the need of an inductive link and its associated instrumentation
for testing the rectifier, a test rig was developed that reproduces
IPT conditions in the tuned Rx coil when a rectifier is added
at the receiver. With this test rig calculation of the efficiency of
the receiver (ηRx) and the input resistance of the rectifier under
test as seen from the output of the inverter, is possible without
affecting any other part of the IPT system. More information
about the test rig and the calculation of the worst case error in
the experimental measurements can be found in Appendix B.
Further implementation details for the test rig can be found
from our work in [35].
C. Experimental Results and Discussion
The five implemented rectifiers will now be compared with
respect to their efficiency and their effect on the inductive link.
To ensure repeatability of results, a power sweep was per-
formed in each experiment and measurements were recorded
twice, when the output power was increasing from minimum
to maximum and when the output power was decreasing from
maximum to minimum. The results presented are the average.
The test rig enables measurement of the combined
impedance of the receiving coil, external tuning capacitor
and the rectifier under test. At resonance, this impedance is
equal to the equivalent series input resistance of the rectifier,
Rin,ser. In the current driven case, Rin,ser is equal to Rin,s
and in the voltage driven case Rin,ser is equal to the series
transformation of Rin,p. When the rectifier is designed to
reflect the optimal load this Rin,ser value is equal to Rac,ser
independent of series or parallel tuning (which is equal to
10.6 Ω in this case study).
Fig. 7a presents the measured ηRx and Rin,ser for varying
power (50 W to 200 W). Fig. 7b, Fig. 7c and Fig. 7d show
the results of the variable Rdc experiments for Designs #2,
#4 and #5 over a dc load range between 10 % to 100 %.
At every dc load step, the Rin,ser of the topology and the
residual reactance at the resonant tank (Xin,res) were cal-
culated. Xin,res is the uncompensated reactance between the
reactances of the Rx coil, the external tuning capacitor and the
input reactance of the rectifier. To examine the inherent voltage
regulation feature, the ratio between the output dc voltage
to the current in the receiving coil (Vdc/iin) was calculated
in Designs #4 and #5 and in Design #2 the ratio between
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TABLE IV: Design variables and experimental evaluation of components of implemented Class-E rectifiers.
Design #1 Design #2 Design #3 Design #4 Design #5
Hybrid Rectifier Hybrid Rectifier Hybrid Rectifier Hybrid Rectifier Current Driven Rectifier
Property DC current output Operation at resonance Max power output capability Low deviation Xin,p Low deviation Xin,s
Ar 0.35 1 1.52 1.75 1.8
B 2.5 4 7.5 4 N/A
MV /MI 0.05 0.05 0.05 0.0683 0.3862
Qin 62.1 71.53 105.6 79.49 0.2403
Nin 3.73 5.26 8.28 4.601 −0.4573
Rdc [Ω]
L [µH]
C [pF]
Cs [pF]
Cp [pF]
f [MHz]
Theory Exp. Error [%]
29 30.58 −5.45
16 16.31 −1.94
265 261 1.51
76 74 0.72
189 186 1.59
6.78 6.78 0
Theory Exp. Error [%]
29 29.1 −0.34
1.8 1.82 −1.11
305 303 0.66
61 61 0.00
244 242 0.82
6.78 6.84 −0.88
Theory Exp. Error [%]
29 29.51 −1.76
0.529 0.596 −12.67
451 400 11.31
53 47 11.32
398 353 11.31
6.78 6.905 −1.84
Theory Exp. Error [%]
50 50.51 −1.02
0.53 0.5 5.66
339 360 −6.19
68 72 −5.88
271 280 −3.32
6.78 6.741 0.58
Theory Exp. Error [%]
33.5 30 10.45
0.302 0.278 7.95
564 575 −1.95
N/A N/A N/A
N/A N/A N/A
6.78 6.76 0.29
the output dc voltage to the amplitude of the presented emf
(Vdc/vin) was calculated. The experimental results are com-
pared with time-domain SPICE simulations. The simulations
used the measured component values from the experimental
work (Table IV).
According to the plots in Fig. 7a, all designs showed low
deviation in efficiency over the entire output power range. The
worst case deviation in efficiency over Pdc was in Design #2
and was 4 %. Designs #2, #3 and #5 exhibited deviations
in Rin,ser lower than 3 % from the nominal value while
Designs #1 and #4 exhibited deviations of 7.2 % and 9.4 %
respectively. Design #1 had the lowest capacitance across the
diode amongst the implemented rectifiers and is therefore more
sensitive to the variation of pn junction capacitance. Design #4
on the other hand, although having a significantly higher Cp,
is more sensitive to variations in XC than Design #1 due to
the selection of Ar. Based on the Qin profile in Fig. 5, it can
be seen that a small variation in Ar, when it is greater than
1.6, will result in a large variation of Qin and therefore in
Rin,p. While Design #5, the current driven topology, operates
in the same Ar region as Design #4, its Rin,ser profile over
output power has a much lower deviation than Rin,ser of
Design #4. This is because the capacitance across the diode in
Design #5 is twice the magnitude of the respective capacitance
in Design #4.
Design #5 (the CDR) has the lowest ηRx because the losses
in its L are the highest amongst the five designs. Since all
the designs, apart from Design #4, have the same Rdc, the
inductors (L) in Designs #1 to #3 and #5 experience identical
voltage waveforms over a cycle. Thus, the highest inductor
current amongst the designs occurs in Design #5 causing the
highest losses. Comparing the HVDR circuits, Designs #1 to
#4, the higher the presented Rin,ser the higher receiving end
efficiency was achieved. In general all the developed rectifiers
presented an error in their Rin,ser proportional to the error
between theoretical and experimental values of Rdc. Error in
the experiment is larger for solutions where the diode parasitic
capacitance is significant compared to the external capacitance
across the diode and where the sensitivity of Qin to Ar is
large. Hence, the greatest error was observed in Designs #4
and #5.
Figs. 7b, 7c & 7d show good agreement between simulation
and experimental results. In simulations, the passive compo-
nents were set equal to the measurements of the impedance
analyzer. Designs #2, #4 and #5, performed as expected in
that in Designs #4 and #5, Rin,ser decreased with Rdc and
in Design #2, Rin,ser increased with Rdc. In terms of input
reactance variation, Designs #4 and #5 presented residual re-
actances at the receiving end with magnitude smaller than 1 %
of the impedance of the receiving coil, Xrx. Furthermore, in
these two designs the output voltage was inherently regulated
when the current in the receiving coil was kept constant. The
output voltage was regulated within 3 % and 8 % of its initial
value in Design #4 and in Design #5 respectively. Design #2
also exhibits some inherent output voltage regulation with a
deviation of 25 % for constant input voltage.
To investigate further how the implemented rectifiers affect
the efficiency of the inductive link and the reflected impedance
at the transmitting coil, the measured values of Fig. 7b
and Fig. 7d were mapped on the contour plots of Fig. 8.
Figs. 8a, 8b and 8c show the contours of the inductive link
efficiency (ηlink), the reflected resistance at the transmitting
coil (Rref ), and the reflected reactance at the transmitting
coil (Xref ) respectively. All contours of Fig. 8 are plotted as
functions of the normalised resistance seen by the receiving
coil, Rin,ser/Rac,ser, and the normalised residual reactance at
the resonant receiving tank, Xin,res/XM . Note that Rac,ser is
the ac resistance at the receiving end that provides the optimal
link efficiency and XM is the impedance of the magnetising
inductance between the coils forming the inductive link (which
is 7.11 Ω at the frequency of operation). The data of the
contours were derived from the parameters of the inductive
link in [2] and the IPT expressions in [1]. Moreover, the
contours of ηlink and Rref are normalised to their respective
optimal values (shown in Table II). Finally, the contours of
Xref are normalised to XM .
The trajectories of the normalised values of Rin,ser and
Xin,res have been added to the contours plots of Fig. 8.
Specifically, the experimental data of Designs #2 and #4
have been used as they both exhibit the desirable property of
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(b) Series input resistance and reactance of Design #4 (HVDR: Low Xin,p deviation) at variable dc load. Output voltage was inherently
regulated within 2.1% of its initial value by keeping constant the current in the receiving coil.
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(c) Series input resistance and reactance of Design #5 (CDR: Low Xin,s deviation) at variable dc load. Output voltage was inherently
regulated within 8% of its initial value by keeping constant the current in the receiving coil.
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(d) Series input resistance and reactance of Design #2 (HVDR: Operation at resonance) at variable dc load. Output voltage was inherently
regulated within 25.3% of its initial value by keeping constant the amplitude of the emulated induced emf in the receiving end.
Fig. 7: Case studies experimental results.
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inherent voltage regulation for variable dc load and Design #4
also exhibits low deviation in input reactance with variation in
dc load. As Design #5 behaves in the same way as Design #4
with regards to these parameters, only the data from Design #4
has been plotted in Fig. 8.
As shown in Fig. 8a, at 100 % dc load all tested designs
are within the ηlink,opt contour. As the load decreases down
to 50 %, all designs fall into lower efficiency contours but
they are within 97 % of the ηlink,opt. Although Design #2
is detuning the receiving coil at dc loads lower than 100 %,
the resultant link efficiency is actually slightly higher than
that for Design #4 for the same load value. This occurs
because Rin,ser of Design #2 increases from its initial value,
rather than decreases as in the case of Design #4, where the
link efficiency is more tolerant to the presence of residual
reactance, as shown in the contours of Fig. 8a. At dc loads
lower than 20 %, the link efficiency in both designs falls below
90 % of ηlink,opt, however the losses in the inductive link
would be smaller in magnitude than the losses when maximum
power is transferred at ηlink,opt.
In Fig. 8b and Fig. 8c, the reflected impedance at the
transmitting coil behaves inversely to the input impedance
of the utilised rectifier. This is a basic property of inductive
links. In Design #2, Rref decreases linearly as Rdc increases.
On the other hand, in Design #4, Rref increases linearly
as Rdc increases. In terms of reflected reactance (Xref ), in
Design #2 the reflected reactance does not increase beyond
0.15 times XM , despite the residual reactance at the receiving
coil reaching six times XM . Comparing the magnitude of
Xref for Design #2 to the impedance of the transmitting
coil (XTx), Xref is always lower than 1 % of XTx and will
not affect the tuning of the Tx coil. On the contrary, while
Design #4 does not introduce a Xin,res greater than 25 % of
XM , the Xref for this design increases with Rdc and can
reach almost three times the magnitude of XM .
The inherent output voltage regulation feature can be
achieved in both Design #2 and Design #4. For Design #2
a constant output current at the Tx will result in a constant
induced voltage in the Rx coil, thus providing the condition
for the output voltage regulation feature. In Design #2 the
transmitting resonant tank will not be affected by the variation
of Rdc. Hence, since Rref decreases with Rdc, a constant
output current Class-EF inverter such as the one presented in
[36] will be compatible. In Design #4, inherent output voltage
regulation occurs with a constant current in the Rx coil. This
requires the variation of the magnitude of the induced voltage
in the Rx coil and hence, the variation in the current in the
Tx coil. Since the reflected impedance increases with Rdc a
Class-D ZVS constant output voltage inverter such as the one
presented in [37] will be capable to provide the conditions
for inherent output voltage regulation and compensate for the
variation in reflected reactance at the Tx coil.
V. CONCLUSIONS
In this paper conventional and hybrid Class-E half-wave
zero dv/dt rectifiers were analysed in terms of the parameter
Ar, defined as the ratio of the resonant frequency of the
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Fig. 8: Effect of implemented rectifiers on inductive link
efficiency and loading on the transmitting coil.
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utilised LC network to the operating frequency. The results
of this analysis were illustrated in a way that designers are
able to observe the variations in rectifier behavior over Ar and
choose the best suited topology based on the requirements of
the application. Based on the analytical results the following
conclusions can be made about half-wave Class-E rectifiers
operating with a duty cycle equal or lower than 50 % when
designed for IPT:
• The voltage driven Class-E rectifier with a series inductor
will always require an inductor of larger impedance than
the impedance of the receiving coil to allow the input
resistance required by optimal link efficiency conditions
to be presented. Therefore, the implementation of the
series inductor will always be a challenge when high Q,
high impedance coils are forming the link.
• The voltage driven Class-E rectifier with a series ca-
pacitor does not absorb the parasitic capacitance of the
diode in its LC network and its operation will be heaviliy
affected when the pn junction capacitance is in the same
order of magnitude as the series capacitor.
• There are specific regions of Ar where the behavior
of the input resistance of the rectifiers is consistent
with duty cycle variations. When Ar is unity the series
input resistance of the rectifiers, whether being voltage
or current driven, increases as the output dc resistance
increases. On the other hand, when Ar is greater than
1.5, the series input resistance of the rectifiers decreases
as the dc resistance increases.
• The current driven topology, the voltage driven topology
with a series capacitor and the hybrid topology, exhibit
a low deviation in their input reactance as the output dc
resistance increases, when designed with an Ar between
1.75 and 2. In particular a deviation by less than 13 %
is observed in the input reactance of the current driven
topology and a deviation by less than 5 % is observed in
the input reactance of the latter two rectifier topologies.
The case studies in this work were focused on making the
use of Class-E rectifiers feasible and effective in IPT systems.
Furthermore, the experiments aimed to investigate the effect
of passives on the performances of the hybrid rectifier and to
evaluate the behavior of input resistance and input reactance of
the hybrid and current driven rectifiers. A test rig was devel-
oped that emulates IPT conditions and properly characterises
rectifiers without the need of an inductive link. Based on the
experimental results the following conclusions can be made:
• The best efficiency was recorded in the hybrid topology
when designed to operate at a unity Ar.
• The sensitivity of the implemented rectifiers on the
diode’s pn junction capacitance becomes higher when Ar
is smaller than 0.4 and greater than 1.6. In the former
region, the external capacitor across the diode is lower
than the resultant capacitance in any other Ar region
when the rectifier is designed to present the same input
resistance while having the same dc load. In the latter
region, a small variation in Ar will result in a much larger
variation in the input resistance of the topology.
• The hybrid and current driven Class-E rectifiers, when
designed at Ar between 1.75 to 2 can provide inherent
output voltage regulation as their dc load decreases from
100 % to 10 %. This feature is feasible by keeping the
current in the receiving coil constant. The achieved reg-
ulation was within 3 % and 8 % of the nominal output
voltage for the hybrid and the current driven rectifier
respectively.
In summary, the hybrid rectifier has been shown to be a
good choice for weakly coupled inductive links as it can
have a power robust operation and match any dc load to the
desirable ac resistance while exhibiting any of the properties of
the conventional Class-E half-wave zero dv/dt rectifiers. This
includes low loss inductor realisation, low deviation in input
reactance and inherent output voltage regulation.
APPENDIX A
EQUATIONS AND GENERAL DERIVATION METHOD OF
CLASS-E RECTIFIER DESIGN VARIABLES
The input sources were assumed sinusoidal and were ex-
pressed by:
vin(θ) =
Vdc
MV
sin(θ + φ), (11)
in the voltage driven topologies, and:
iin(θ) =
Idc
MI
sin(θ + φ), (12)
in the current driven topology. In both (11) and (12) θ is the
product of ω and time, t, and φ is the phase of the input source
when the diode turns OFF. The following definitions were also
used:
iC(θ) =
(
1
XC
)
d
dθ
[vD(θ)] , (13)
vL(θ) = XL
d
dθ
[iL(θ)] , (14)
−Vdc = 1
2pi
∫ ψ
0
vD(θ)dθ, (15)
Idc =
1
2pi
∫ 2pi
ψ
iD(θ)dθ, (16)
where (15) and (16) are derived by applying Kirchoff’s voltage
and current laws respectively. Variable ψ is the interval in
which the diode is reverse biased:
ψ = 2pi(1− dr). (17)
From (15) and (16) the loaded quality factor as a function of
ψ, and hence duty cycle, is given by:
Qr = −
( ∫ ψ
0
vD(θ)dθ∫ 2pi
ψ
iD(θ)dθ
)(
1
X
)
. (18)
In order for the topologies to achieve low dvD/dt at turn OFF
the following conditions must also be met:
vD(0) = vD(ψ) =
d
dθ
[vD(0)] = 0, (19)
iD(2pi) = 0, (20)
iC(ψ
−) = iD(ψ+). (21)
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Finally the following expressions have to be used for deriv-
ing the input reactance of the rectifiers at the frequency of
operation:
iin,1 =
1
pi
∫ 2pi
0
ivin(θ) cos(θ + φ)dθ, (22)
vin,1 =
1
pi
∫ 2pi
0
viin(θ) cos(θ + φ)dθ, (23)
where iin,1 is the first harmonic of the current ivin , which is
drawn from the input source in the voltage driven rectifiers
and vin,1 is the first harmonic of the voltage viin across the
input source in the CDR.
The equations of the design variables of the examined
rectifiers are presented in Table V to Table VI. It should
be noted that for the CDR (Fig. 2b) and the series-C VDR
(Fig. 2c), there are different equations describing variables
φ and Qr, although their profiles over duty cycle and ratio
Ar have the same evaluation. Furthermore, in the HVDR
(Fig. 2a), variables φ and Qr are independent of variable B
and are therefore expressed by the equations of the respective
variables in the series-C VDR. The process of deriving the
design variables as functions of duty cycle and ratio Ar can
be found in [26] for operation at resonance and in [30] for
operation around resonance.
APPENDIX B
DESCRIPTION OF TESTING APPARATUS
Characterising a rectifier in terms of input resistance and
efficiency while integrated in a multi-MHz IPT system is not
a trivial task. Calculation of input power to the rectifier will
be required and therefore the voltage across the receiving
coil, vLrx , and the current through it have to be measured. In
this frequency range the capacitance introduced by a voltage
probe is not negligible and can affect the circuit under test.
Therefore, measuring the voltage across Lrx while operating in
a complete IPT system, will detune the receiving end and lead
to wrong assumptions about the effect of the rectifier on the in-
ductive link. Furthermore, while instrumentation via capacitive
division could make the presence of a voltage probe intrinsic
capacitance insignificant, the input power measurement will
still be of great uncertainty beause the phase between vLrx
and the current input to the rectifier will be nearly ninety
degrees. Therefore, small errors in phase will cause large
errors in the ac power measurement. Hence, a test rig for
rectifier characterisation was developed that overcomes these
challenges by taking the measurements separately from the
inductive link.
The developed test rig, Fig. 9, is based on the voltage
source Class-D inverter. The rig consists of a half-bridge, a
resonant tank and the rectifier under test (RUT). The resonant
tank is formed by the receiving coil, Lrx, and the tuning
capacitor, Crx. The half-bridge is driven by square wave
gate drives to be able to generate voltages over a wide
frequency band and it outputs a square wave voltage, vin,
which represents the voltage induced in a coil at the presence
of an alternating magnetic field (IPT conditions). Due to the
high quality factor of the resonant tank, which is essential for
Vin
LRx
iin
CRx
RUT
+
−
vin
Fig. 9: Class-D inverter based test rig [25].
high link efficiencies at weakly coupled inductive links, only
the fundamental harmonic of the square wave delivers power
to the rectifier. Therefore, the current in Lrx, represented by
iin in Fig. 9, is sinusoidal. According to the tuning method of
the receiving coil, the rig presents the appropriate ac source,
voltage or current, for the RUT. As vin, in Fig. 9, simulates
the induced emf in the receiving coil it will be in phase with
iin when Lrx is properly tuned and small phase errors will
be insignificant. Moreover, the presence of a voltage probe at
the output of the half-bridge does not affect the tuning of the
resonant tank. Hence, all the challenges from the presence of
the inductive link are solved.
From Fig. 9, the average of the product of vin and iin at one
period provides a measurement for the input power, Pin, which
represents the power into the receiver (Rx) of an IPT system.
Using the dc output power of the rectifier the efficiency of
the receiver, ηRx, can be calculated. Furthermore, using Pin
and the rms of iin the input resistance seen by the receiving
coil, Rin,ser, can also be calculated. When a rectifier is added
to the test rig, the amplitude of vin is kept constant while
its switching frequency is adjusted such that maximum dc
output power is achieved. Maximum extracted dc power will
be achieved only at the point were Lrx is at resonance.
Phase compensation for the instrumentation was performed
to eliminate any time scale errors in the Pin measurement.
Firstly, the phase introduced by the transfer impedance of
the current probe was accounted for using data provided by
the manufacturing company (Pearson Electronics). Secondly,
a comparison was made between the propagation delays in
the BNC cable connecting the output of the current probe to
the oscilloscope and the voltage probe used to monitor vin.
No difference was found between the propagation delays in
the two cables. For zero skew, vin and iin will be in phase
during rectifier characterisation for a perfectly tuned circuit.
Therefore, Fig. 7a shows the worst case efficiencies because
any skew that is unaccounted for would result in the measured
input power being lower than the actual input power and
hence the actual efficiency would be higher than the recorded
efficiency.
The instrumentation used to monitor each signal of the
test rig is listed in Table IX, along with the maximum
attenuation error and the worst case systematic error in the
measurement of each signal. From the worst case error in each
measurement, the worst case systematic error in parameters
ηRx and Rin,ser was also calculated and is presented in
Table X.
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2016.2641260, IEEE
Transactions on Power Electronics
14
TABLE V: Design variables of current driven rectifier (Fig. 2b).
Operating away from resonance, Ar 6=1,
tanφ = −Ar [(cos(Ar ψ)− cosψ) (sin(Ar ψ) +Ar (2pi − ψ))− (sin(Ar ψ)−Ar sinψ) (cos(Ar ψ)− 1)]/
{(cos(Ar ψ)− 1) (Ar2 (cosψ − 1) + 2 sin((Ar ψ)/2)2)− (sin(Ar ψ)−Ar sinψ) [sin(Ar ψ) +Ar (2pi − ψ)]}. (24)
Qr =− 4pi [sin(Ar ψ) sinφ+Ar cos(φ+ ψ)−Ar cos(Ar ψ) cosφ]/{−Ar3 [2 cos(φ+ ψ) (1− cos(Ar ψ))
+ cosφ (2 (cos(Ar ψ)− 1) + cosψ (2pi − ψ)2 − cos(Ar ψ) (ψ − 2pi)2) + sinφ (2pi − ψ) ((ψ − 2pi) sinψ
+ 2 (cos(Ar ψ)− 1))]− 2Ar (cos(Ar ψ)− 1) (cos(φ+ ψ)− cosφ− 2pi sinφ+ ψ sinφ)
−Ar2 sin(Ar ψ) sinφ (2pi − ψ)2}.
(25)
MI = [sin(Ar ψ) sinφ+Ar cos(φ+ ψ)−Ar cos(Ar ψ) cosφ]/[ArQ (Ar2 − 1) (cos(Ar ψ)− 1)]. (26)
Nin =
− ψ/[2pi (Ar2 − 1)]− {[(2 sin(Ar ψ) (1−Ar2)) (cosφ)2 + sinψ (2Ar (1−Ar2)) (sinφ)2 − 2 sin(Ar ψ)] cosψ
+ [Ar sin(2φ)(1−Ar2)] (sinψ)2 + [Ar sin(2ψ) (Ar2 − 1)]/2 + sinψ [2Ar cos(Ar ψ)
− sin(2φ) sin(Ar ψ) (1−Ar2)]}/[2Ar pi (Ar2 − 1)2]−KQ {2 cos(Ar ψ) sin(φ+ ψ)− 2Ar sin(Ar ψ) cos(φ+ ψ)
+ 2 sin(φ+ ψ) (Ar2 − 1)− 2Ar2 sinφ}/[2pi (Ar2 − 1)].
(27)
Operating at resonance, Ar =1.
tanφ = −[ψ sinψ (ψ − 2pi) + (cosψ − 1) (ψ + sinψ)]/[(cosψ)2 + (ψ2 − 2pi ψ − 4) cosψ + (2pi − 2ψ) sinψ + 3]. (28)
Qr =4pi [ψ sin(φ+ ψ)− sinφ sinψ]/{4 cos(φ+ ψ) + cosφ (4 (cosψ − 1) + ψ sinψ (ψ − 2pi)2)− 4 cos(φ+ ψ) cosψ
+ sinφ (2pi − ψ) [4 (cosψ − 1) + (2pi − ψ) (ψ cosψ − sinψ)]}. (29)
MI = [ψ sin(φ+ ψ)− sinφ sinψ]/[2Qr (cosψ − 1)]. (30)
Nin =[2ψ + 2 sin(2φ) + sin(2ψ)− 2 sin(2 (φ+ ψ))− 4ψ (sinφ)2 − 4ψ sin(φ+ ψ)2]/[16pi]
+ [MI Qr (sin(φ+ 2ψ)/2− 2 sin(φ+ ψ) + (3 sinφ)/2 + ψ cosφ)]/[2pi].
(31)
TABLE VI: Design variables of voltage driven rectifier with series inductor (Fig. 2d).
Operating away from resonance, Ar 6=1.
tan(φ+ pi) =
{4 sin((Ar ψ)/2)2 (Ar2 sin(ψ/2)2 − 1) +Ar sinψ (sin(Ar ψ)−Ar (2pi − ψ))−Ar sin(Ar ψ) (2pi − ψ)}/
{Ar [(1− cosψ) sin(Ar ψ) + (Ar (2pi − ψ + sinψ)) cos(Ar ψ)−Ar (sinψ + cosψ (2pi − ψ))]}.
(32)
MV = {Ar [cosφ (sin(Ar ψ)−Ar sinψ) +Ar sinφ (cos(Ar ψ)− cosψ)]}/[(Ar2 − 1) (cos(Ar ψ)− 1)]. (33)
Qr = 2 {(Ar2 − 1) (Ar ψ − sin(Ar ψ))MV +Ar2 (sin(Ar ψ)−Ar sinψ) sinφ+Ar (2 sin((Ar ψ)/2)2
+Ar2 (cosψ − 1)) cosφ}/{Ar (Ar2 − 1) (2 sin(φ+ ψ)− 2 sinφ+ 2 cosφ (2pi − ψ) +MV (ψ − 2pi)2)}.
(34)
Nin = [4pi Ar (Ar
2 − 1)2]/{[4pi − 2ψ + 2 sin(2φ+ ψ)− sin(2φ)− sin(2φ+ 2ψ) + 2 sinψ − 4MV (cos(φ+ ψ)
− cosφ− sin(φ+ ψ)(2pi − ψ))]Ar5 + [2ψ − 8pi + 2 sin(2φ+ ψ) (cos(Ar ψ)− 2) + sin(2φ) + sin(2φ+ 2ψ)
− 2 sinψ (cos(Ar ψ) + 2)−MV (4 cos(φ+ ψ) (cos(Ar ψ)− 2) + 4 cosφ+ 8 sin(φ+ ψ) (2pi − ψ))]Ar3
+ 4 sin(Ar ψ) [(cosψ −MV sin(φ+ ψ))Ar2 +MV sin(φ+ ψ)] + [2 (2pi − (sin(2φ+ ψ) + sinψ) (cos(Ar ψ)− 1))
+ 4MV (cos(φ+ ψ) (cos(Ar ψ)− 1) + sin(φ+ ψ) (2pi − ψ))]Ar}.
(35)
Operating at resonance, Ar =1 (Derived expressions same as in [26]).
tanφ = [2 cosψ (cosψ + ψ (ψ − 2pi)− 4) + 4 sinψ (pi − ψ) + 6]/[sin(2ψ) + 2 ((ψ − 2pi)ψ − 1) sinψ + 2ψ (cosψ − 1)]. (36)
MV = [ψ cos(φ+ ψ)− cosφ sinψ]/[2 (cosψ − 1)]. (37)
Qr =[cos(φ− ψ) + 3 cos(φ+ ψ)− 4 cosφ+ 2ψ sin(φ+ ψ) + 4MV (ψ − sinψ)]/
[4 sin(φ+ ψ)− 4 sinφ+ 4 cosφ (2pi − ψ) + 2MV (ψ − 2pi)2].
(38)
Nin = −16pi/[(4 cos(φ+ 2ψ) + 16 cos(φ+ ψ)− 20 cosφ+ 16 (ψ − 2pi) sin(φ+ ψ) + 8ψ sinφ)MV + 6ψ − 16pi)
− 8 sin(2φ+ ψ + 4 sin(2φ) + sin(2ψ) + 4 sin(2φ+ 2ψ)− 8 sinψ + 2ψ cos(2φ)− 2ψ cos(2φ+ 2ψ)]. (39)
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2016.2641260, IEEE
Transactions on Power Electronics
15
TABLE VII: Design variables of voltage driven rectifier with series capacitor (Fig. 2c).
Operating away from resonance, Ar 6=1.
tanφ =
− [(cos(Ar ψ)− 1) (Ar2 (cosψ − 1) + 2 sin((Ar ψ)/2)2)− (sin(Ar ψ)−Ar sinψ) (sin(Ar ψ) +Ar (2pi − ψ))]/
[Ar (sin(Ar ψ)−Ar sinψ) (cos(Ar ψ)− 1)−Ar (cos(Ar ψ)− cosψ) (sin(Ar ψ) +Ar (2pi − ψ))].
(40)
MV = (sin(Ar ψ) cosφ−Ar (sin(φ+ ψ)− cos(Ar ψ) sinφ))/(Ar (Ar2 − 1) (cos(Ar ψ)− 1)). (41)
Qr =
[4 sin((Ar ψ)/2)
2 cosφ+ 2Ar sin(Ar ψ) (MV + sinφ)− 2Ar2 (cosφ− cos(φ+ ψ) +MV ψ)− 2Ar3MV (sin(Ar ψ)
−Ar ψ)]/[Ar4 (2 sin(φ+ ψ)− 2 sinφ (sinψ (2pi − ψ) + 1) +MV (2pi − ψ)2 + 2 cosφ cosψ (2pi − ψ))
−Ar2 (2 sin(φ+ ψ)− 2 sinφ+ 2 cos(Ar ψ) cosφ (2pi − ψ))−Ar6MV (2pi − ψ)2 − 2Ar5MV sin(Ar ψ) (2pi − ψ)
+ 2Ar
3 sin(Ar ψ) (MV + sinφ) (2pi − ψ)].
(42)
Nin =
4pi (Ar
2 − 1)2/{[4pi +MV (4 (cos(Ar ψ) cos(φ+ ψ)− cosφ))]Ar4 +MV [4 sin(Ar ψ) sin(φ+ ψ)]Ar3 + [2ψ − 8pi
+ sin(2φ) + 2 cos(Ar ψ) sinψ + sin(2φ+ 2ψ)−MV (4 (cos(Ar ψ) cos(φ+ ψ)− cosφ))
− 2 sin(2φ+ ψ) cos(Ar ψ)]Ar2 − [MV (4 sin(Ar ψ) sin(φ+ ψ)) + 4 sin(Ar ψ) cosψ]Ar + 2 (2pi − ψ)− sin(2φ)
+ 2 cos(Ar ψ) sinψ − sin(2φ+ 2ψ) + 2 sin(2φ+ ψ) cos(Ar ψ)}.
(43)
Operating at resonance, Ar =1 (Derived expressions same as in [33]).
tanφ = [2 (pi − ψ) sinψ + (cosψ)2 + ((ψ − 2pi)ψ − 4) cosψ + 3]/[(cosψ − 1 + (ψ − 2pi)ψ) sinψ + ψ (cosψ − 1)]. (44)
MV = −[cosφ sinψ − ψ cos(φ+ ψ)]/(2 cosψ − 2). (45)
Qr =
{4 [(sinψ − ψ)MV + cosφ]− 2 [cos(φ+ ψ) + cosφ cosψ + ψ sin(φ+ ψ)]}/{(4 (2pi − ψ) sinψ
+ 2 (ψ − 2pi)2)MV + 4 sinφ+ 3 cos(φ+ ψ) (ψ − 2pi) + (ψ − 2pi) cos(φ− ψ) + 2 sin(φ+ ψ) [(ψ − 2pi)ψ − 2]}.
(46)
Nin = (16pi)/[4MV (cos(φ+ 2ψ)− cosφ+ 2ψ sinφ) + 16pi + sin(2ψ) + 2ψ (cos(2φ)− cos(2φ+ 2ψ)− 1)]. (47)
TABLE VIII: Design variables of hybrid rectifier (Fig. 2a).
Operating away from resonance, Ar 6=1
tanφ = eq(40) MV = eq(41)/[B + 1] Qr = eq(42)
Nin =
(4pi (Ar2 − 1)2 (B + 1)2)/{[cosφ (4 cosψ (1−Ar2) (cos(Ar ψ)− cosψ)) + 4ArMV (Ar2 − 1) (sin(Ar ψ) cosψ
−Ar cos(Ar ψ) sinψ) (B + 1)] sinφ+ 4pi (B + 1)− 2ψ + sin(2ψ) +Ar4 (4pi (B + 1))
− [4 sinψ (Ar2 − 1) (cos(Ar ψ)− cosψ)] cosφ2 + cosφ [4ArMV (Ar2 − 1) (B + 1) (sin(Ar ψ) sinψ
+Ar (cos(Ar ψ) cosψ − 1))]−Ar2 (8pi (B + 1)− 2ψ + sin(2ψ)− 4 cos(Ar ψ) sinψ)− 4Ar sin(Ar ψ) cosψ}.
(48)
Operating at resonance, Ar =1
tanφ = eq(44) MV = eq(45)/[B + 1] Qr = eq(46)
Nin = 16pi (B + 1)
2/
{[8MV ψ sinφ+ 16pi + 4MV (cos(φ+ 2ψ)− cosφ)] (B + 1) + sin(2ψ) + 2ψ (cos(2φ)− cos(2φ+ 2ψ)− 1)}.
(49)
TABLE IX: Worst case errors in test rig measurements.
Measured
Quantity
Probe
Part Number Attenuation
Attenuation
Error
Measurement
Error
vin PPE 6kV 1000:1 2 % 1.96 %
iin 6585 CM 1:1 N/A 1 %∗
Vdc N2891A 100:1 2 % 1.94 %
Idc N2783A 10:1 1 % 0.892 %
∗Error in current to voltage transformation.
TABLE X: Worst case errors in receiving end efficiency (ηRx)
and rectifier input series resistance (Rin,ser).
Calculated Quantity Positive Error Negative Error
ηRx 5.97 % 5.63 %
Rin,ser 2.99 % 2.93 %
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